JPH02891B2 - - Google Patents

Info

Publication number
JPH02891B2
JPH02891B2 JP6364583A JP6364583A JPH02891B2 JP H02891 B2 JPH02891 B2 JP H02891B2 JP 6364583 A JP6364583 A JP 6364583A JP 6364583 A JP6364583 A JP 6364583A JP H02891 B2 JPH02891 B2 JP H02891B2
Authority
JP
Japan
Prior art keywords
current transfer
transfer circuit
flop
flip
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6364583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59189723A (ja
Inventor
Hideo Suzuki
Toshihiro Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP6364583A priority Critical patent/JPS59189723A/ja
Publication of JPS59189723A publication Critical patent/JPS59189723A/ja
Publication of JPH02891B2 publication Critical patent/JPH02891B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP6364583A 1983-04-13 1983-04-13 タイミングパルス発生回路 Granted JPS59189723A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6364583A JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6364583A JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Publications (2)

Publication Number Publication Date
JPS59189723A JPS59189723A (ja) 1984-10-27
JPH02891B2 true JPH02891B2 (en]) 1990-01-09

Family

ID=13235291

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6364583A Granted JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Country Status (1)

Country Link
JP (1) JPS59189723A (en])

Also Published As

Publication number Publication date
JPS59189723A (ja) 1984-10-27

Similar Documents

Publication Publication Date Title
US4414547A (en) Storage logic array having two conductor data column
US4914379A (en) Semiconductor integrated circuit and method of testing same
US4667310A (en) Large scale circuit device containing simultaneously accessible memory cells
US4051358A (en) Apparatus and method for composing digital information on a data bus
EP0366530B1 (en) Josephson memory circuit
JP2583521B2 (ja) 半導体集積回路
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
JPH0691426B2 (ja) 論理回路装置
EP0147103B1 (en) Mos implementation of shift register latch
JPH02891B2 (en])
EP0429728B1 (en) Logic circuit
US5778037A (en) Method for the resetting of a shift register and associated register
KR0185407B1 (ko) 기록 승인 회로
KR930006745Y1 (ko) 우선 순위 처리 회로
JPS614979A (ja) 半導体集積回路装置
JPH02105396A (ja) シフトレジスタ
JPH0355200Y2 (en])
JPS59190713A (ja) ジヨセフソン論理回路
JPS61153731A (ja) デ−タ遅延装置
JPH0378008B2 (en])
JPH03216898A (ja) 集積回路
GB2105938A (en) Clocked logic array with memory cells
JPH036469B2 (en])
JPS59169221A (ja) フリツプフロツプ回路
JPS63106987A (ja) Ｆｉｆｏ回路のデ−タ空領域検出回路